Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog by Lionel Bening , Harry Foster
English | PDF | 2000 | 206 Pages | ISBN : 1475773137 | 4.8 MB
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. This cooperation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labor costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.