Tags
Language
Tags
April 2024
Su Mo Tu We Th Fr Sa
31 1 2 3 4 5 6
7 8 9 10 11 12 13
14 15 16 17 18 19 20
21 22 23 24 25 26 27
28 29 30 1 2 3 4

Nanometer CMOS RFICs for Mobile TV Applications (Repost)

Posted By: AvaxGenius
Nanometer CMOS RFICs for Mobile TV Applications (Repost)

Nanometer CMOS RFICs for Mobile TV Applications by Ahmed A. Youssef , James Haslett
English | PDF (True) | 2010 | 168 Pages | ISBN : 904818603X | 5.4 MB

Nanometer CMOS RFICs for Mobile TV Applications focuses on how to break the trade-off between power consumption and performance (linearity and noise figure) by optimizing the mobile TV front-end dynamic range in three hierarchical levels: the intrinsic MOSFET level, the circuit level, and the architectural level. It begins by discussing the fundamental concepts of MOSFET dynamic range, including nonlinearity and noise. It then moves to the circuit level introducing the challenges associated with designing wide-dynamic range, variable-gain, broadband low-noise amplifiers (LNAs). The book gives a detailed analysis of a new noise-canceling technique that helps CMOS LNAs achieve a sub - 2 dB wideband noise figure. Lastly, the book deals with the front-end dynamic range optimization process from the systems perspective by introducing the active and passive automatic gain control (AGC) mechanism.

CMOS High Efficiency On-chip Power Management (Repost)

Posted By: AvaxGenius
CMOS High Efficiency On-chip Power Management (Repost)

CMOS High Efficiency On-chip Power Management by John Hu
English | PDF | 2011 | 127 Pages | ISBN :1441995250 | 3.9 MB

This book deals with the subject matter of power management integrated circuit (IC) design, or integrated power electronics, as a response to the growing need for energy-efficient electronics. The authors introduce various power management IC design techniques to build future energy-efficient “green” electronics. The goal is to achieve high efficiency, which is essential to meet consumers’ growing need for longer battery lives. The focus is to study topologies amiable for full on-chip implementation (few external components) in the mainstream CMOS technology, which will reduce the physical size and the manufacturing cost of the devices.