Tags
Language
Tags
March 2024
Su Mo Tu We Th Fr Sa
25 26 27 28 29 1 2
3 4 5 6 7 8 9
10 11 12 13 14 15 16
17 18 19 20 21 22 23
24 25 26 27 28 29 30
31 1 2 3 4 5 6

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies (Repost)

Posted By: DZ123
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies (Repost)

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test
Publisher: Springer | ISBN: 1402083629 | edition 2008 | PDF | 212 pages | 10,6 mb

As technology scales into nano-meter region, design and test of Static Random Access Memories (SRAMs) becomes a highly complex task. Process disturbances and various defect mechanisms contribute to the increasing number of unstable SRAM cells with parametric sensitivity. Growing sizes of SRAM arrays increase the likelihood of cells with marginal stability and pose strict constraints on transistor parameters distributions.

My Links

Download

mirror


To thank me use my links, please!

My AH blog!

mirror

!!! No mirrors please !!!