Digital Computer Arithmetic Datapath Design Using Verilog HDL
Digital Computer Arithmetic Datapath Design Using Verilog HDL By James E. Stine
2004 | 181 Pages | ISBN: 1461347254 | PDF | 9 MB
2004 | 181 Pages | ISBN: 1461347254 | PDF | 9 MB
This text presents basic implementation strategies for arithmetic datapath designs and methodologies utilized in the digital system. The author implements various datapath designs for addition, subtraction, multiplication, and division. Theory is presented to illustrate and explain why certain designs are chosen. Each implementation is discussed in terms of design choices and how particular theory is invoked in the hardware. Along with the theory that emphasizes the design in question, Verilog modules are presented for understanding the basic ideas that accompany each design. Structural models are implemented to guarantee correct synthesis and for incorporation into VLSI schematic-capture programs.