Stuart Sutherland, "SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling"(Repost)
Stuart Sutherland, "SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling"
Publisher: Springer | ISBN: 0387333991 | edition 2006 | PDF | 436 pages | 2,5 mb
Publisher: Springer | ISBN: 0387333991 | edition 2006 | PDF | 436 pages | 2,5 mb
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs.
The first edition of this book addressed the first aspect of the SystemVerilog extensions to Verilog. Important modeling features were presented, such as two-state data types, enumerated types, user-degined types, structures, unions, and interfaces. Emphasis was placed on the proper usage of these enhancements for simulation and synthesis.
My Links